Abstract-A discussion of CMOS readout technologies for infrared (IR) imaging systems is presented. First, the description of various types of IR detector materials and structures is given. The advances of detector fabrication technology and microelectronics process technology have led to the development of large format array of IR imaging detectors. For such large IR FPA's which is the critical component of the advanced infrared imaging system, general requirement and specifications are described. To support a good interface between FPA and downstream signal processing stage, both conventional and recently developed CMOS readout techniques are presented and discussed. Finally, future development directions including the smart focal plane concept are also introduced.
I. INTRODUCTION

S
INCE the 1950's, the infrared (IR) imaging system technology has been developed for various applications including IR search and track, medical examination [1] , astronomy [2] , [3] , forward-looking infrared (FLIR) systems, missile guidance, and other strategic equipment [4] , [5] . Recently, a dual-use technology concept has been proposed which emphasizes the integration of commercial and military IR imaging systems to meet both economic and defense challenges [6] . This concept has led to the increasing research and development efforts in applying the commercial CMOS very large scale integration (VLSI) technologies in the design of IR imaging systems. Incorporating the rapid advancement in CMOS VLSI with the progress in infrared focal-plane array (IR FPA) technologies like detector material, sensing structure, optics, coolers, readout electronics, image enhancement, and intelligent signal processing results in the revolution of IR image systems to a new generation with significant performance improvement.
In general, the IR FPA can be divided into two major parts, namely the detector array and the readout electronics. As compared to the conventional discrete design, the IR FPA has the inherent advantages of high packing density, low cost, reduced signal leads through the dewar, high feasibility on-chip signal processing, and high flexibility for system integration. In the high-sensitivity applications, the IR FPA's are typically fabricated with narrow bandgap semiconductor detectors and silicon multiplexer and operated in the cryogenic environment. Thus, very challenging technologies for detection materials and system interface are required. Moreover, high-performance and low-temperature mixed-mode circuit design are also required for the readout electronics [7] . To achieve the optimal overall performance of the IR FPA's, suitable tradeoff among circuit performance, power dissipation, chip area, and image resolution should be made. A number of readout structures have been developed for different system applications and concerns. In this paper, the CMOS readout techniques for IR image system are presented and discussed. The IR detector materials and structures for used in thermal image are described in Section II. In Section III, the architectures and operational requirements of IR FPA are discussed. In Section IV, the CMOS readout techniques for IR detectors are discussed including the state-of-the-art structure. In Section V, future directions for IR sensor readout are presented. Finally, a summary is given.
II. INFRARED DETECTORS FOR USE IN THERMAL IMAGING
All real objects are thought to exist at temperatures above absolute zero, which means that the thermal radiation exists always. The infrared radiation which is detected just above the visible spectrum was found in 1900 as a function of temperature and wavelength [8] . Since then, various infrared detectors have been developed to convert incident infrared radiation, directly or indirectly, into electrical signals. Among these detectors, two major classes known as photon detectors and thermal detectors are discussed here.
In the photon detectors, photons are converted directly into free current carriers by photoexciting electrons across the energy bandgap of the semiconductor to the conduction band. This produces a current, voltage, or resistance change of the detectors. The photoexcitation is caused by the sufficiently short wavelength radiation interacting directly with the lattice sites. Therefore, the temperature of the detector must be low enough so that the number of carriers thermally excited across the bandgap is less significant. To maintain a low temperature, the cooling system or the dewar is required, which increases the system cost. Generally, the sensitivity of photon detectors depends on the spectral absorption and photoexcitation. The spectral response of photon detectors depends on the energy 1051-8215/97$10.00 © 1997 IEEE In the thermal detectors, the incident radiation absorbed by the crystal lattice leads to a temperature change which changes the physical or electrical property of the detector. Most thermal detectors are operated at room temperature and have a wide spectral response. Since the operation of thermal detectors involves a change in temperature, they have a inherently slow response and a relatively low sensitivity compared to photon detectors [9] . The response time and sensitivity of a thermal detector are influenced by the heat capacity of detector structure as well as the optical radiation wavelength. In some applications of thermal detectors, an optical chopper is also needed [10] , [11] . Some comparisons between photon detectors and thermal detectors are summarized in Table I. In the following subsections, the most commonly used IR radiation sensing structures of photon detectors in arrays, namely, photovoltaic detectors, photoconductive detectors, and Schottky barrier detectors are described. Moreover, two mostly used structures of thermal detectors, pyroelectric detectors and bolometers, are also discussed. [12] - [14] The structure of a photovoltaic (PV) detector is based on a P-N junction device as shown in Fig. 1(a) . The reflective coating on the bottom of the detector provides the double chances (injection and reflection) of photon absorption. Under the IR radiation, the potential barrier of the P-N junction leads to the photovoltaic (PV) effect. An incident photon with the energy greater than the energy band gap of the junction generates electron-hole pairs and the photocurrent is excited. The resultant -curve of the PV detector when exposed to IR radiation is similar to that of normal P-N junction device but shifted downward as shown in Fig. 1(b) . The amount of the photon excited current is denoted by , the photocurrent. Normally, the photovoltaic detector is operated under zero or near zero biasing condition to obtain a large output shunt resistance without the device breakdown treat. The output shunt resistant of PV detectors is expressed as where is the shunt resistance normalized to the detector area under zero bias. Generally, high value of is an important requirement for PV detectors to achieve a good sensitivity and a good input injection. Due to the zero biasing condition of Fig. 1 . (a) The device structure of photovoltaic detector, (b) the I-V curve of the PV detector, (c) the device structure of the photoconductive detector, (d) the device structure of the Schottky barrier detector, (e) the device structure of the pyroelectric detector, and (f) the device structure of the bolometer.
A. Photovoltaic (PV) Detectors
PV detectors, the power consumed is nearly zero and the heat generation problem can be avoided. The thermal noise and the noise are the major noise sources of the PV detector, which degrade the detector performance. The ultimate performance of an ideal detector is defined as the background-limit-IR-performance (BLIP) [15] , which is only affected by the photon noise due to the fluctuation of the incident optical radiation. All other noises in detectors should be kept below the photon noise to achieve the BLIP performance. In long-wavelength IR (LWIR) detection, the fabrication of the low-noise PV detector using narrow bandgap materials is quite challenging [16] , [17] . [12] , [18] The mechanism of photoconductive (PC) detectors is to produce the conductance change under the IR radiation. In PC detectors, the increase of the conductance of photoconductive material under an applied constant electric field is caused by the free carriers generated by the photon energy. The structure of PC detectors is shown in Fig. 1(c) . The detector material can be either an intrinsic or an extrinsic semiconductor. The spectral response of a semiconductor material can be controlled by the doping of the intrinsic semiconductor to make PC detectors applicable in LWIR detection [16] , [19] . In the case of intrinsic semiconductor, the incident IR radiation is absorbed to generate holes and electrons. In the case of extrinsic semiconductors, the photon energy is absorbed by the impurity, and only the majority carriers are excited. Under the applied constant bias, the resultant current level is proportional to the incident photon flux.
B. Photoconductive (PC) Detectors
In PC detectors, the photoconductive gain is defined as the ratio of carrier lifetime to detector transit time. The gain usually varies from 0.5 to greater than unity. If carrier lifetime is longer than transit time, the free carriers can transit cross the detector without recombination and the current gain is greater than one. Since the current flows under a constant electric field, the photoconductive detector consumes power and generates heat. This makes it not suitable for large IR array applications. Moreover, an additional noise source called the generationrecombination noise exists in PC detectors besides the thermal and the noise sources. [20] - [22] The structure of Schottky barrier detectors with the silicide (PtSi) thin film which can be fabricated by using the conventional CMOS process is shown in Fig. 1(d) . The IR radiation photons injected from the backside of the silicon substrate are absorbed in the silicide layer. Fractions of the excited carriers are emitted over the Schottky barrier into the silicon. Since the carrier recombination can be avoided due to the Schottky barrier, charges are accumulated in the silicide layer. The accumulated charges can be transferred out through a structure like the charge-coupled device (CCD). Due to the process compatibility of Schottky barrier detectors with CMOS, it is easy to merge detector arrays with readout circuits and other VLSI circuits or systems monolithically [23] , [24] . The problems of bonding and hybrid process can be solved in high-density IR FPA applications [25] . However, low quantum efficiency and low spectral response limit the applications of Schottky barrier detectors on the medium wavelength IR (MWIR) image detection [22] . Recently, new technology of Schottky barrier detectors for LWIR have been under development [26] . [27] , [28] The basic structure of the pyroelectric detector is shown in Fig. 1 (e). The pyroelectric material is a special dielectric material with spontaneous and permanent polarization. In the pyroelectric material, the change of dielectric constant is proportional to the temperature dependent spontaneous polarization. When IR radiation is incident and absorbed, the resultant heating makes a change in electrical polarization which causes charges to flow to the connected external readout circuit. Since the polarization is temperature dependent, a chopper is needed to cut the heat source, i.e., the photon flux and reset the polarization condition. Some techniques have been proposed to improve the influence of nonideal chopper effect on the nonuniformity in uncooled pyroelectric staring array systems [10] , [11] . The ambient operating temperature and the flat spectral response make the pyroelectric detector useful in some IR image detection applications. However, slow response time and low sensitivity result in the limitation on readout performance. New process technology, new material, and improved structure of pyroelectric detectors are under development to improve performance of pyroelectric detectors [29] - [31] . [32] , [33] The operating principle of bolometer detectors is that the temperature change caused by the absorption of IR radiation leads to a change in electrical resistance of the material. Unlike the photoconductive detectors, the resistance change in bolometer detectors is caused directly by the heating of material instead of direct photon-lattice interaction and carrier generation. The general detector structure of bolometer detectors using the micromaching technology is shown in Fig. 1 (f). The -metals are used as interconnection tracks and the transistor switch beneath each pixel enables addressing. As a thermal detector, larger conductivity in bolometer detectors ensures faster response but higher temperature change which lowers the sensitivity. This makes a tradeoff on the structure design of bolometer detectors. The application of superconducting materials on bolometer detectors is also under development. The dramatic resistance change versus temperature in superconducting materials leads to a high sensitivity of bolometer detectors [34] - [36] .
C. Schottky Barrier Detectors
D. Pyroelectric Detectors
E. Bolometer Detectors
III. STRUCTURES AND OPERATIONAL REQUIREMENTS OF IR FPA
A. IR FPA Structures
Recently, the development of IR FPA technologies has made the design of high-sensitivity, high-density, large-format, and high-spectral-resolution IR image systems quite feasible. Moreover, the progress on VLSI techniques and detector fabrication technologies dramatically reduce complexity and cost of IR systems. The application of various developed technologies on the design of IR FPA's has resulted in the advantages of simplified electrical interconnection, reduced signal number leads through the dewar, higher performance reliability, and simplified package. Some commonly used structures of the three major classes of IR FPA's, namely, hybrid array, monolithic array, and pseudomonolithic array, are discussed below.
1) Hybrid Array:
The most commonly used IR FPA structures in the hybrid array [37] are flip-chip and -plane technologies [38] as shown in Fig. 2 (a) and (b), respectively. In Fig. 2(a) , the IR detector array chip and silicon readout chip are compounded by the indium bump grown on the aligned pixels of both chips. This is the most used structure in the hybrid array technology. In the -plane technology shown in Fig. 2(b) , the readout chips are stacked one on top of another and then the detector array is mounted to the third-dimensional plate on the edge. In the -plane structure, one readout chip is used by one channel of detectors so that many electrical circuit techniques like complex input circuit, gain offset correction, A/D converter, filter, smart, and neural function, as well as image signal processing stage can be implemented on the readout chip [39] . However, the image resolution is limited by the readout chip thickness. In the application of hybrid array technology, uniformity of indium bumps, chip alignment, as well as thermal expansion effect and mechanical damage on the detectors should be considered during the hybridization process [40] .
2) Monolithic Array: The monolithic array technology is currently developed to solve the hybrid process problems by building IR detectors like PtSi Schottky barriers [22] , micromachining bolometers [41] , [42] , or extrinsic detectors on the silicon substrate [43] . Thus, both IR detectors and readout circuits can be fabricated in a monolithic chip as shown in Fig. 3(a) . Both production and reliability of IR FPA's can be improved under monolithic design. However, the detector types and materials must be compatible with the silicon process. This limits the applications of the monolithic array on IR image systems.
3) Pseudomonolithic Array:
As an alternative method to the indium-bumping hybrid array and monolithic array technologies, the readout chip and detector chip can be compounded through the via-hole technique [44] , in the so-called pseudomonolithic array as shown in Fig. 3(b) . Both readout chip surface and detector chip surface must be polished to achieve a precise flatness and parallelism before combining as a single chip. Then some detector fabrication processes and routing metallization processes are applied on the combined single chip. The pseudomonolithic technology retains some advantages of silicon-like processing, but its reliability still needs to be optimized.
B. Operational Requirements for IR FPA
In different applications of IR image systems, there exist certain specific requirements for the design of IR FPA's. In general, the requirements involve a broad range of electrical circuit and detector array parameters like detector bias control, injection efficiency, charge storage capacity, integration time, noise, dynamic range, readout rate, array size and pitch, power, and operating temperature. Some general discussions of these requirements are summarized below.
1) Detector Bias Control:
The dark current, injection efficiency, detector noise, and reponsivity are affected by the detector bias. Moreover, operation ability and linearity of spectral response are also affected directly by the bias. Therefore, a strict and stable detector bias control is necessary in IR FPA's.
2) Injection Efficiency and Bandwidth: The injection efficiency is defined as the ratio of the current flowing into the readout circuit to the detector current. High injection efficiency and wide input bandwidth lead to good responsibility and readout performance. To achieve high injection efficiency and wide bandwidth, the input impedance of the interface circuit should be lower than the shunt resistance of IR detectors.
3) Charge Storage Capacity: In most readout structures of IR FPA's, the photon excited carriers are accumulated on the integrating capacitor and transferred to voltage outputs. Therefore, the charge storage capacity is determined by both background and dark current levels of IR detectors as well as the value of the integrating capacitor. Maximum charge storage capacity can be achieved by keeping background and dark currents small and by using a large integrating capacitor. However, the capacitance value is limited by pixel size and the chip area of readout circuit.
4) Noise:
The temporal noise sources in IR FPA's include the photon noise, the detector noise, and the noise from readout electronics. The random and time-invariant noise source associated with the fabrication process of detectors and readout circuits is the fixed-pattern noise (FPN). Those noise sources contributed by readout electronics such as transistor white noise and reset noise (KTC or clocking noise) must be minimized so that their levels are below the background photon noise to achieve the BLIP. Generally, layout arrangement and circuit techniques can be used to reduce the noise level of readout circuits.
5) Dynamic Range:
The dynamic range is defined as the ratio of maximum charge capacity to noise floor. The required dynamic range of IR FPA's is determined by the ratio of the brightest signal level to the weakest. Larger dynamic range is preferred but limited by storage capacitance, linearity, and noise level.
6) Readout Rate:
The readout rate is chosen according to the specific IR system requirement and limited by the allowable chip power dissipation as well as the circuit operation speed. Usually a higher readout rate is needed for multiple sampling applications in image compensation function. Higher readout rate is also needed to avoid the saturation of the signal after integration.
7) Integration Time:
Like the readout rate, the integration time is chosen according to the application consideration. Generally, the saturation frequency of the integrating capacitor and the detector sensitivity determine the proper length of integration time.
8) Array Size and Pitch:
The array size and pitch are usually determined by the IR FPA technology. Higher image resolution requires larger array size and smaller pixel pitch. However, a larger pixel size is needed to increase the integration capacitance and improve the performance of charge capacity and dynamic range. Thus, the optimal design tradeoff should be made between the application flexibility and resolution performance.
9) Power Dissipation: This is a typical requirement in the applications of the IR FPA using a photon detector instead of a thermal detector. Power dissipation is limited by the heat loading of the cryogenic cooling system which determines the system cost.
10) Operating Temperature: The operating temperature is determined by the detected wavelength range and the material of IR detectors. For each detector, there is a unique operating temperature.
It is important to determine the operational requirements in the design of an IR FPA for specific applications. A complete analysis of operational parameters like IR background radiation level, spectral response band, operating temperature, detector structure, signal contrast ratio, sensitivity, and resolution should be set before the design tradeoff. Therefore, all the operational requirements discussed above have unique optimized orientations for IR image systems in different applications.
IV. CMOS READOUT TECHNIQUES FOR IR DETECTORS
In the development of IR FPA's, the readout circuit electronics are the second major part next to the IR detector array. Readout electronics are deigned to support a good interface between IR detectors and the following signal processing stage. Different circuit techniques have been developed for IR FPA's with different materials and structures. In the following discussion, only the circuit techniques based on silicon CMOS VLSI technology are addressed.
Generally, the pixel pitch of IR FPA's is reduced with the increasing array size and resolution. Moreover, the total power dissipation of IR FPA's is limited by the image system. These two major factors often put constraints on circuit design space and complexity. Thus, the design of IR FPA readout electronics requires a tradeoff between circuit performance and complexity.
Some simple readout structures like source-follower per detector (SFD) [45] , [46] , direct injection (DI) [47] - [49] , and gate-modulation input (GMI) [45] , [50] are still commonly used in large staring IR FPA's because of the small pixel area and power consumption. In addition, more complex circuit techniques like buffered direct injection (BDI) [47] , [51] and capacitive transimpedance amplifier (CTIA) [52] , [53] have been developed to provide excellent bias control, high injection efficiency, linearity, and noise performance. Simple and highperformance circuit techniques have been a challenging work in the design of readout circuits for IR FPA's. Recently, some new readout structures like the share-buffered direct injection (SBDI) [54] , [55] , switch current integration (SCI) [56] , and buffered gate modulation input (BGMI) [57] , have been proposed to achieve better compromise between pixel pitch limitation and readout performance.
In the following, some of the commonly used CMOS readout techniques as well as the state-of-the-art structures will be presented. The noise reduction strategies used to improve IR image performance are also discussed. [45] , [46] : A simple readout circuit called the source-follower per detector (SFD) is shown in Fig. 4 where an NMOS source-follower composed of MNI and MNL, a reset PMOS gate M-Rst, and a multiplexing NMOS device M-Sel are used in each cell. The integration capacitance is the summation of detector shunt capacitance and input node capacitance of the SFD. The integration capacitor is reset to high and then discharged by the photocurrent . After an integration period, the cell voltage signal is sampled to the output stage serially through the device M-Sel controlled by the clock Select. The simple structure of the SFD makes it suitable for the applications of high density, large format, and low power IR FPA. However, since the photon excited carrier charges are integrated on the input node capacitance of the detector directly, the detector bias voltage changes through integration. It can result in variations of detector characteristics and nonlinearity of readout current, which limit the application of SFD. Moreover, the SFD is susceptible to KTC noise induced by the integration-and-reset function and fixed pattern noise (FPN) caused by the process-dependent threshold voltage variations. Usually, a correlated double sampling (CDS) stage is used to reduce the KTC noise of the SFD readout circuit.
A. Readout Circuits 1) Source-Follower Per Detector
2) Direct Injection [47] - [49] : Another simple readout circuit called the direct injection (DI) is shown in Fig. 5 . In the DI circuit, a common-gate PMOS device is used to bias and sense the current of the IR detector. The detector current passing through the gate is further integrated on the integration capacitor which can be reset by the NMOS device M-Rst. The integrated voltage is readout through the PMOS source follower MPI and the multiplexing device MSel. In the DI circuit, a better bias control than the SFD during integration is supported by the common gate device . Like the SFD circuit, the DI circuit has a simple structure and no active power dissipation. This makes it suitable for high-density IR FPA applications. The injection efficiency of a readout circuit is defined as the ratio of the current flowing into the readout circuit to the detector photocurrent . The injection efficiency of the DI is determined by the ratio of detector shunt resistance to input resistance of . Thus, a lower input resistance means a higher injection efficiency and better detectivity since the input resistance of the PMOS device is proportional to its overall current including the background current level. Thus, the DI is not suitable for the applications of low-background IR image readout. Moreover, a stable and low noise dc bias is needed in the DI circuit. Both threshold voltage nonuniformity and KTC noise are still problems of the DI readout circuit.
3) Gate-Modulation Input [45] , [50] : The gate modulation input (GMI) readout circuit has a current-mirror configuration with the tunable source bias to control the current gain as shown in Fig. 6 . The injection current flowing into the master device is mirrored and amplified by the slave device and integrated on the integration capacitor with the reset PMOS device M-Rst. The current gain of the current mirror and is tunable by the adjustable bias . Similar to that in the DI circuit, the injection efficiency of the GMI is dependent on the ratio of detector shunt resistance to input resistance of . However, the inherent current gain of the GMI leads to higher detection sensitivity and reduced input referred noise as compared to the DI. Moreover, the adaptive current gain in the GMI can be controlled by the background level and thus the realizable background suppression leads to a higher dynamic range. However, both injection efficiency and current gain of the GMI are sensitive to the variations of and threshold voltages. To obtain a large total dynamic range in the GMI circuit, the current gain should be kept high and uniform. This leads to strict requirements on MOSFET threshold-voltage uniformity and dc bias stability of which are difficult to be controlled. [47] , [51] : A complex readout circuit called the BDI circuit is shown in Fig. 7 where the circuit structure is similar to the DI except that an additional inverted gain stage with the gain is connected between gate node of the common-gate input device and detector node. The input impedance can be decreased by a factor of due to the negative feedback structure. Thus, the injection efficiency is increased to near unity. Usually, the inverted gain stage can be implemented by a differential pair or inverter. The detector bias control of the BDI is more stable than those of SFD and DI due to the virtual-short property of the gain stage. Moreover, both equivalent input referred noise and operational bandwidth can also be improved as compared to the DI circuit. Since the detector bias is controlled by the input voltage of the differential pair instead of and gate-to-source voltage of in the DI circuit, both the threshold voltage nonuniformity problem and strict low-noise bias requirement of the DI are immune. However, the additional gain stage consumes active power during integration. This additional power loading can be reduced by proper design of the gain stage with low bias current. Generally, the BDI is suitable for those applications which require high readout performance and can afford additional circuit complexity, chip area, and power dissipation.
4) Buffered Direct Injection
5) Capacitive Transimpedance Amplifier [52] , [53] : The schematic of the capacitive transimpedance amplifier (CTIA) is shown in Fig. 8 where the integration capacitor is placed on the feedback loop of the amplifier with a reset device M-Rst to discharge the integration capacitor and reset the amplifier output to the reference voltage . The detector bias is also controlled by through the virtual-short feature of the amplifier. Thus, a good detector-bias control can be obtained in the CTIA as the BDI. Due to the Miller effect on the integration capacitor, its capacitance can be made extremely small to obtain low-noise and high-sensitivity performance. Unlike DI and BDI, the input impedance of the CTIA is independent of detector current. However, the feedthrough effect of the reset clock can be coupled to the detector node and affect the stability of both detector bias and amplifier operational point. Moreover, additional area and power consumption of the inverted gain stage are needed in the CTIA. Usually, the inverted gain stage is implemented by a differential amplifier to provide low detector bias offset and a CDS stage is used to eliminate the KTC noise.
6) Share-Buffered Direct Injection [54] , [55] : Recently, an improved BDI readout circuit called the SBDI has been proposed. In the SBDI, the gain stage is implemented by the differential pair with the shared half circuit techniques as shown in Fig. 9 . The differential pair consists of the common left-half circuit Mb, MNS, and MPS which is shared by all the cells in the same row and the two MOS devices MP and MN which are implemented in each cell circuit. The source node of MP and the gate node of MN are biased by the shared half circuit through two global lines. Under this arrangement, both chip area and power dissipation of the amplifier in the SBDI can be reduced to nearly 50% of those in BDI or CTIA circuits. But high injection efficiency, good detector bias control, threshold voltage variation immunity, and low noise performance of the BDI circuit can be maintained in the SBDI. In the SBDI circuit of Fig. 9 , a dynamic discharging output stage is also introduced to save the static power dissipation and improve readout speed by applying a dynamic discharging gate MNDy and clock Dyrst. The discharging gate MNDy controlled by clock Dyrst is dynamically turned on to overcome the speed bottleneck of output stage at discharging phase and consumes only dynamic power. Generally, the SBDI can offer a better tradeoff between circuit area, power consumption, and circuit performance. This makes it more suitable for high density, large-array, and high-performance applications in IR FPA's.
7) Switch Current Integration [56] : A new readout structure called the SCI is shown in Fig. 10 where the integration capacitors are put outside the FPA and shared by the cells in the same column. The detector current is selected row by row, switched to the shared integration capacitor through the row select switch MR-Sel, and integrated. Thus, the structure performs the current switching and integration as its name implies. As shown in Fig. 10 , the shared buffer technique is used to realize the gain stage of the SCI. Therefore, good performance of both SBDI and BDI can be retained in the SCI readout structure. The cascode current mirror -acts as the current buffer before the select switch and offers a current mode gain determined by the dimension ratio of and . This current gain can improve the detection sensitivity and reduce the input referred noise. When the row-select signal R-Sel is low, each cell in the same row is selected through MRSel and connected to the shared integration capacitor stage. The switched current is integrated on the shared capacitor and then sampled to the output stage through MC-Sel controlled by the column-select signal C-Sel. Since the integration capacitor is moved out of the cell circuit and the focal plane, the pixel size limitation of the readout circuit can be released. Moreover, both dynamic range and charge capacity can be increased by making a large integration capacitor along the column direction in the shared off-focal-plane integration capacitor stage. The integration time of the SCI readout structure is limited by one row processing time. This could lead to the reduced detection sensitivity. But the reduced sensitivity can be compensated by increasing the current gain of the current mirror. [57] : In the GMI circuit of Fig. 6 , the amplified background current is integrated directly, and thus a large amount of charges must be accommodated within a unit cell. Under this situation, a large integrating capacitor is required to avoid saturation. However, the realization of a large capacitor is a problem in the design of high-density large IR FPA system. To solve this problem, the improved circuit of the GMI called the BGMI is proposed as shown in Fig. 11 where a current-mode background sup- pression circuit is incorporated with the SCI circuit to achieve higher dynamic range and better readout performance. Thus, a large integrating capacitor can be achieved. As shown in Fig. 11 , the unit-cell circuit of the BGMI consists of a shared buffer as the input stage, the unbalance current mirror and , and the row select switch -. The shared-buffer technique provides a good bias control for the IR detector, whereas the unbalance current mirror has a large current gain due to the threshold voltage difference between and caused by the intentional device channel-length unbalance. Through the use of the threshold voltage difference, the strict requirement of low-noise tunable dc source bias in the GMI and the inevitable FPN due to the threshold voltage process dependent variation can be avoided.
8) Buffered Gate Modulation Input
As shown in Fig. 11 , the detector current is switched from the BGMI unit-cell input stage to the shared off-FPA integration capacitor stage. In the shared integration capacitor stage, the amplified current from the cell is mirrored through a cascade current mirror and subtracted by a dc tunable current before being integrated on the capacitor . Thus, the current-mode background suppression is achieved. To generate the dc tunable current, the threshold-voltage compensated current source [5] , , and is used with the adjustable voltage added to the source node of . This current source can generate a dc current nearly independent of MOS threshold voltages. Thus, the background pedestal removal of IR FPA readout with good immunity from threshold-voltage variations can be achieved. The resultant input referred spatial noise is relatively small and the strict requirement of threshold-voltage uniformity can be released. The suppression current is also adjustable through the voltage . After the background suppression, the signal current is integrated on the integration capacitor, and the integrated signal voltage is alternatively sampled to the common output stage through the P-type source follower as a buffer.
Since only one row of the integration capacitor stage is needed in the whole chip and the infrared background current is low, the additional power dissipation of background suppression circuits is still tolerable. The good readout performance and adaptive gain control make BGMI suitable for the IR FPA readout applications with large background level range.
B. Noise Reduction of IR Image
Temporal noise and pattern noise are two main noise types of IR image systems. The temporal noise sources include shot, thermal, (flicker), generation-recombination, KTC, and photon noise which are contributed by detectors and readout circuits. The pattern noise is caused by the process dependent variations which produce offset drifts among detector channels. Usually, the temporal noise can be reduced by detector technology, operational condition, circuit techniques, and system arrangement, whereas the fixed pattern noise can be reduced by calibration techniques [59] , [60] . The two-point and multipoint calibrations are commonly used to reduce the FPN [16] , [61] . The required number of calibration points is dependent on the infrared radiation determined by the range of object temperature variations. A larger radiation means a larger output voltage swing and more nonuniformity of response. For the same range of temperature variations, the infrared radiation of the MWIR detector is larger than that of the LWIR detector. Thus, the number of calibration points of MWIR readout is usually more than that of LWIR readout. The noise sources contributed by readout circuits should be carefully reduced to achieve a BLIP. Some general strategies of noise reduction for readout circuits like CDS [62] , modified CDS [63] , multiple correlated sample read (MCS) [64] , and chopper-stabilized input circuit (CSI) [65] have been proposed.
V. FUTURE DIRECTIONS
In the future, the performance of thermal imaging systems with cooled or uncooled FPA technologies will be further enhanced by the development of new detection methodologies and signal processing techniques. Moreover, the concept of military and commercial dual-use technology in IR imaging systems will lead to the cost-driven and application-oriented development. In this section, some advanced development directions on IR imaging systems such as on-FPA signal processing, optical link, background suppression, and smart-FPA concept are discussed briefly.
A. On-Chip A/D Conversion
The on-chip A/D conversion is an advanced circuit technology which is applied to IR FPA chips more recently [66] , [67] . Through the conversion, instead of analog, the digital output signal of IR FPA chips avoids noise coupling during the transfer out of cooling systems and dewars. Thus, the system design can be simplified and the cables and IC chip counts can be reduced. However, the additional power and area consumption on the FPA may not be acceptable in some applications. Thus, the on-chip A/D conversion is usually used in high-performance scanning array applications. Some new structures of on-chip A/D conversion have been proposed for the design of staring arrays by using sigma-delta modulation or semi-parallel architectures [68] .
B. Optical Link
The loading of cable capacitance in a readout chip, the loading of parasitic heat from thermal detectors, and the noise coupling effect degrade the system performance seriously. This can be improved by optical link techniques [69] . An analog optical modulator on the FPA is designed to transfer output signals to the laser diodes outside the dewar through optical fibers. In this configuration, all the noise, loading, and coupling effects of the conventional cables can be avoided. The optical signals can also be digitized before sending to the optical link. This can further improve performance at the expense of additional power dissipation.
C. Background Suppression
The background suppression is used to improve detection sensitivity, dynamic range, and application range. High background charges could saturate the finite integration capacitance and cause malfunction of IR image systems. Typically, the background suppression is done in the charge domain which cannot solve the above problem. New current-mode background suppression like BGMI described above and current memory structure [68] have been proposed to achieve a better performance of IR image readout.
D. Smart Focal Plane Array
The on-FPA signal processing technologies are used to support a front-end signal processing which can significantly reduce the downstream system loading and improve readout performance [70] , [71] . Some smart functions such as bad pixel substitution [72] , pixel averaging [73] , and neural-FPA concept [74] have been introduced in the IR FPA. The bad pixel substitution by using quad-cell readout and pixel averaging techniques can improve both yield and signal-tonoise ratio of FPA's [72] . Neural network concept can be applied to achieve the on-chip image extraction and motion detection. Recently, a new sensing structure has been proposed to implement CMOS silicon retina systems using multi-emitter bipolar junction transistors (BJT's) [75] . The new BJT-based silicon retina can perform some smart functions like edge detection, pattern recognition, and motion detection in simple and compact detector arrays [76] . Thus, it is suitable for the development of IR smart FPA. Other image processing functions including contrast and quality enhancement, image compensation, and nonlinearity fix may be implemented on-chip to achieve smart FPA's. The development of smart functions can satisfy the needs of IR image applications in system performance, productivity, availability, and specific requirement.
VI. SUMMARY
In this paper, IR detectors, FPA structures and requirements, CMOS readout techniques, and the future development trend of IR imaging systems are presented and discussed. All the structures and technologies discussed above have their uniqueness and features for different applications. Due to the development of commercial uncooled IR imaging systems and the fast advancement of submicrometer CMOS technologies, a high-performance and low-cost IR imaging system will be developed through the inventions of new circuit techniques and structure. Moreover, the emerging technologies of CMOS visible-light imaging systems [77] - [80] will share the advantages of the developed IR imaging systems due to their similarities. Both will be driven by rapid development and wide applications of multimedia systems. A new generation of CMOS imaging systems is highly expected.
